Middle-East Journal of Scientific Research 24 (Techniques and Algorithms in Emerging Technologies): 362-368, 2016 ISSN 1990-9233; © IDOSI Publications, 2016 DOI: 10.5829/idosi.mejsr.2016.24.TAET23340

Low Power High Speed Performance of Multiplexer Using Reversible Logic

R. Suresh, T.R. Dinesh kumar, M. Anto Bennet, Thamu, Santhosh and Sudhakharan

Department of ECE, VELTECH, Chennai, India

Abstract: Reversible logic could be a common idea in economical energy computations and this may be the demand for forthcoming future computing technologies. Reversible logic is rising as a crucial analysis space and it'll be having wide applications in several fields like optical informatics, quantum computing and Low power CMOS style. The most purpose of planning reversible logic is to decrease the quantum value, depth of the circuits and a number of garbage outputs. Reversible square measure circuits (gates) that have one to 1 mapping between vectors of inputs and outputs; so the vector of input states are often continually reconstructed from the vector of output states. Reversible logic is enjoying a big role in quantum computing as quantum operations square measure unitary in nature. Quantum laptop performs computation at associate atomic level; thereby doing high-performance computations on the far side the boundaries of the standard computing systems. Reversible arithmetic units like adders, subtractors, multipliers kind the essential element of a quantum system. Among the adder styles, carry look-ahead is wide employed in high- performance computing owing to its O (log n) depth. During this work, we tend to gift improved styles of each in-place and out-of-place reversible carry look-ahead adder planned. The planned styles utilize the properties of the Reversible Peres gate square measure optimize the logic depth, quantum value gate count compared to the prevailing styles planned to each the improved styles assume no input carry (C0=0). Whereas the primary approach makes use of ancilla bits to store the add outputs, the second approach stores the add outputs in one in every of the input locations.

Key words: Reversible logic gates • Reduced garbage output • Quantum cost • Low power design • Carry look-ahead adder • Fredkin gate • Ancilla bits

INTRODUCTION

The demand for implementing ultra-low power digital systems in many fashionable applications, like mobile systems, sensing element networks and planted medicine systems, has augmented the importance of planning logic circuits [1] in subthreshold regime. These rising applications have low energy because the primary concern rather than performance, with the ultimate goal of gather energy from the surroundings.

The heat dissipated within the circuit can step by step decrease the performance and conjointly life of the circuit or device. So as to beat these forms of issues, we have a tendency to need low power consumption and fewer dissipation elements within the circuit. He planned two conditions of changeableness. First condition: For any device to be reversible if its input and output are unambiguously recoverable from one another known as logical changeableness. Ordinal condition: a tool will run really backward then it's known as physically reversible. The reversible circuits area unit those within which reversible logic gates [2] area unit basic building blocks and there's no energy loss. The reversible logic gates [3] are having n-input and the n-output i.e. equal variety of input and an equal variety of output and conjointly with matched mapping i.e. inputs is unambiguously recovered from the outputs. Reversible logic supports the method of running the system each forward and backward.

Reversible Logic: The reversible rationale door will create one of a kind yield vector from extraordinary data vector or bad habit verse. In reversible rationale, Input vector is Iv=(I1,I2,I3...In) and Output vector is Ov = (O1,O2,O3...... On), For every specific vector j Iv \leftrightarrow Ov.

Figure: 1 demonstrates a generally reversible door; the entryway will have k inputs and k yields and it is called ak*k reversible entryway. In reversible doors, fanout are not allowed. No input ways are permitted i.e. circuit is non-cyclic. Some critical elements are Garbage yield, consistent information and so on. Refuse yield is the un-used yield from the reversible entryway, all that much key to accomplishing reversibility and it must be not utilized for further calculation. Steady inputs are those that will be added to k*k capacity to make it reversible. For an enhanced reversible circuit, the quantity of trash yields, the quantity of consistent inputs and the quantity of reversible entryways utilized ought to be least.




Fig.1: Generally reversible gate

In the design of reversible logic circuits, the following points must be considered to achieve an optimized circuit. They are:

- Fan-out isn't allowed.
- Loop or feedback isn't permissible.
- Garbage outputs ought to be minimum.
- Minimum path delay.
- Minimum quantum price.

Fredkin Gate (FRG): The input vector is I (A,B,C) and therefore the output vector is O (P,Q,R). The output is outlined by P=A, Q=A'B A AC and R=A'C A AB. The Quantum value of a Friedkin gate is five




Fig. 2: 3*3 Fredkin gate.

Truth table of parity preserving Fredkin gate [4]:

Input			Output		
 А	В	С	 P	Q	 R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	0	1
1	1	1	1	1	1

New Fault Tolerant Gate (NFT): The NFT gate could be a 3*3 Reversible gate with 3 inputs and 3 outputs. The input vector is I(A, B, C) and therefore the output vector is O(P, Q, R). The output is outlined by $P=A^B$, $Q=BC^AC'$, $R=BC^AC'$ and is shown within the Fig. 4. The Quantum price of associate NFT gate is five.




Fig. 3: 3*3 NFT gate.

Truth table of parity preserving Nft gate:

Input	Input			Output				
А	В	С	Р	Q	R			
0	0	0	0	0	0			
0	0	1	0	1	0			
0	1	0	1	0	0			
0	1	1	1	0	1			
1	0	0	1	1	1			
1	0	1	1	1	0			
1	1	0	0	1	1			
1	1	1	0	0	1			

Modified Ig Gate (MIG): The MIG gate could be a 4*4 Reversible gate with four inputs and 4 outputs. The input vector is I (A, B, C, D) and also the output vector is O (P, Q, R, S). The output is outlined by P=A, Q=A^B, R= (A&B)^C, S=(A&B)^D and is shown within the Fig. 5. The Quantum price of a MIG gate is seven.




Fig. 4: 4*4 MIG gate.

Truth table of parity preserving mig gate:

Input				Output				
А	В	С	D	 P	Q	R	s	
0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	1	
0	0	1	0	0	0	1	0	
0	0	1	1	0	0	1	1	

0	1	0	0	0	1	0	0	
0	1	0	1	0	1	0	1	
0	1	1	0	0	1	1	0	
0	1	1	1	0	1	1	1	
1	0	0	0	1	1	0	1	
1	0	0	1	1	1	0	0	
1	0	1	0	1	1	1	1	
1	0	1	1	1	1	1	0	
1	1	0	0	1	0	1	0	
1	1	0	1	1	0	1	1	
1	1	1	0	1	0	0	0	
1	1	1	1	1	0	0	1	

Middle-East J. Sci. Res., 24 (Techniques and Algorithms in Emerging Technologies): 362-368, 2016

Feynman Gate: Feynman gate may be a 2x2 reversible gate. The input vector is I (A,B) and thus the output vector is O (P,Q).The output made public by P=A,Q=A ^B. Quantum worth of a Feynman gate is one. Feynman gate is employed as repetition gate.




Fig. 5: 2*2 Feynman gate

Truth table of feynman gate

INPUT		OUTPUT	
 A	В	 P	0
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0

Toffoli Gate: Toffoli gate is 3x3 reversible gate. The input vector is I (A,B,C) and therefore the output vector is O (P,Q,R).The outputs square measure outlined by P=A,Q=B,R=ABC. Quantum value of a TOFFOLI gate is five.




Fig. 6: 3*3Toffoli gate

Truth table of Toffoli gate:

INPUT			OUTPUT			
A	В	С	 Р	Q	R	
0	0	0	0	0	0	
0	0	1	0	0	1	
0	1	0	0	1	0	
0	1	1	0	1	1	
1	0	0	1	0	0	
1	0	1	1	0	1	
1	1	0	1	1	1	
1	1	1	1	1	0	

Peres Gate: Peres gate could be a 3x3 reversible gate. The input vector is I (A, B, C) and therefore the output vector is O(P,R,S). The output is outlined by P=A,Q=A+B and R=ABC. Quantum [5] value of a Peres gate is four.




Fig. 7: Peres gate

Truth table of peres gate

]	INPUT		OUTPUT			
A	B	С	P	Q	R	
0	0	0	0	0	0	
0	0	1	0	0	1	
0	1	0	0	1	0	
0	1	1	0	1	1	
1	0	0	1	1	0	
1	0	1	1	1	1	
1	1	0	1	0	1	
1	1	1	1	0	0	

Double Peres Gate (DPG): DPG gate may be a 4x4 reversible gate [6]. The input vector is I (A,B,C,D) and also the output vector is O(P,Q,R,S). The output is $P=A,Q=A^B,R=A^B^D$ and $S=(A^B)D^AAB^C$. Quantum price of DPG gate is six. It will work separately as Reversible full adder with C=0 and D=Cin.




Fig. 8: 4*4 Dual peres gate

INPU				OUTPUT				
A	В	С	D	 P	Q	R	S	
0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	1	
0	0	1	0	0	0	1	0	
0	0	1	1	0	0	1	1	
0	1	0	0	0	1	1	0	
0	1	0	1	0	1	1	1	
0	1	1	0	0	1	0	1	
0	1	1	1	0	1	0	0	
1	0	0	0	1	1	1	0	
1	0	0	1	1	1	1	1	
1	0	1	0	1	1	0	1	
1	0	1	1	1	1	0	0	
1	1	0	0	1	0	0	1	
1	1	0	1	1	0	0	0	
1	1	1	0	1	0	1	1	
1	1	1	1	1	0	1	0	

Truth table of dual peres gate:

Multiplexer: In physical science, an electronic device (or multiplexer) [7] could be a device that selects one amongst many analogs or digital input signals and forwards the chosen input into one line. An electronic device of 2n inputs has n choose lines; that area unit accustomed choose that input line to send to the output.

Multiplexers area unit in the main accustomed increase quantity |the quantity| the number} of information which will be sent over the network among a precise amount of your time and information measure. An electronic device is additionally known as an information selector. Multiplexers [8] may be accustomed implement mathematician functions of multiple variables.

An electronic, electronic device makes it potential for many signals to share one device or resource, as an example one A/D device or one communication line, rather than having one device per sign.

Conversely, a demultiplexer (or demux) could be a device taking one sign and choosing one amongst several data-output-lines, that is connected to the one input. An electronic device is usually used with a complementary demultiplexer on the receiving finish.

An electronic, electronic device [9, 10] are often thought of as a multiple-input, single-output switch and a demultiplexer as a single-input, multiple-output switch. The schematic image for an electronic device is Associate in Nursing symmetric trapezoid with the longer parallel aspect containing the input pins and, therefore, the short parallel aspect containing the output pin. The schematic on the proper shows a 2-to-1 electronic device on the left and identical start the proper. The seal wire connects the specified input to the output.




Fig. 9: 16:1 Multiplexer using Fredkin gate

RESULT

Simulation Output:





Fig. 10: Simulation output



AREA:

r · · · · · · · · · · · · · · · · · · ·		Design Dverview	<u> </u>	-	grap Project St	atus (03/26/2016 - 21)	58:86)				
		108 Properties	Project File	myxprep.xise		erser Ermesi	No Evers				
Hererchy	ŏ	Nodule Level Utilization Timing Constraints	Module Nerver	Fedibili	10	oplementation State:	Placed an	d Routed			
C maprop	1				Target Device:	schröten-Htg256		+Ermes:			
Tredaldd (musprop.v)	0	Clock Report	Product Version:	IN 14.5		•Warnings					
		Statis Timing	Design Goalt	Solarced		 Routing Results: 	AL Segret	Completela Routed			
	1	- Parser Mestages	Design Strategy:	this Delauk foriodie	4	• Tening Constraint	96 - C				
	16		Errvirchenunt:	Seatern Seitenga		+Final Tening Score:		Circle Report!			
		Map Messeges Place and Route Messages			Device Utilizatio	e Summary			_		
		Timing Messages	Lopic Utilization		thend	Aussiable	Utilization	Referix3			
() No Processes Running		All Implementation Message	Number of 4 input LUTS			23 L-408	2%		-		
Processes like5364 A 2 Design Summary/Reports 3 Design Ubilities 4 Design Ubilities 4 Design Ubilities 5 Design Ubilities 4 Design Ubilities 5 Design Ubilities		Detailed Reports	Number of accupied Slop			17 70	2%	0	-		
	erts Ownign Properties Enable Message Fil Optional Design Surremary Enable Message Fil Optional Design Surremary EnableSecond Region	Synthesis Report	W Number of Sizes conta	ening and predicted logic		17 17	100%				
			Number of Silons Joints	ining unveloted lagic		0 17	0%	-			
Uver Constraints Uver Constraints Synthesize - XST		Optional Design Summary Contents	Total Number of 4 inputs	UTb.	-	10 1.400	2%				
View RTL Schematic			Number of borded 1205	uniter of banded 100s	40	40 244	27%	1	-		
View Technology Schematic Check Syntax		Show Failing Constraints Show Warnings	Average Panout of Nan-E	Average Panout of Nen-Occh Nets		49					
Ganarata Post Synthesis S		9 Show Enters	Performance Summary								
Rat MC Design C Files C Libraries	113		Contraction Contraction				- Inc.	1			
scart ing beage ing rates ing services	1040	windoutry [7] T. Death channel (h	benerasi 🛐 Ka neason b	or 0 [3] 12 second te	out Diles	readed price in 1 and	Create Furth [7]	Ca secon burd	2		
	n Obj	jects of Top Level Block				Properties: (No Sek	oction)				
Aancas A Fers		A Signals	A	lame.		* Value					
A fredddd											

Fig. 11: Performance of area report

Calculate Delay:

and the second se				Leonwod/wwores	Amus Amusicof magnetiati	e - IDesign Summary Despisanemented)	- 0
File Edit View Project Source	Process Tool	is Window Layout					1.12.14
D B B B B B B X D B X	10.134	1/288/		22 242	P I 1 2		
Anti il 20 halanningatari Anti il 20 halanningatari 20 Herouty 20	000 0 1 11 M	Proved Report Clock Report Clock Report Statist Timing Prove and Morrings Prove Teal Morrings Prove Teal Morrings Prove and Report Prove and	n ager Hegen In Messager In Ei ei ein Messagen Hon Messagen	FCB 3 OENE3 Clock Infor No clock si Asymchronou Bb azynchro Timing Sum	ATED AFTER PLACE-ond-SOUT mations gnais found in this desig a Control Signals Informa news control signals from many:	N PLEASE REFER TO THE TRACE REPORT E. n Thom:	
to Processes Running		Map Report Place and Rout		Speed Grade			
Processo: Insided Decys Normany, Report Decys Delaw Contract, Report Decys Delaw Contract, Report Decys Delaw Contract, Decys Delaw Contres, Decys Delaw Contract, Decys Delaw Contract, Decy			While department of path found Mainteen important and the backer of out in path found Mainteen combinational path defined 10.576cp Theory Devaluation Theory Devaluation of the backer 10.576cp Theory Devaluation All values Happingen in Samoeponds (nor.)				
G Generate Post Synthesis	s.						
= ()() Translate		Indi delay	12	A facut & Presida	a Dichtum		
P Start RC Descri C Fine C		Descri Summers (Inste		states and states		Availabil (Nech1)	
	minani III	Design summary Griple	neoleg 🚺	THE FED	an sorth PLAN	Lineason Factory TO	
ev try Cetegory						second second second second	+D8
		cts al Top Level Mack				Properties of Testasce: hedddd	
	Pins III 👗 bedddi		Signals		Name Type DriginalSymbol	 Volum fredddyl fredddal 	

Fig. 12: Performance of path delay

RTL Schematic Diagram:

	ISE Project Navigator (FS80 - C10kers\ELCOT-Lenovo\De	www.ioadstymua_4tymuag	stopl/maxpropolise - (friedddi	(Tech2)]	- 0
Sile Edit View Project Seurce Proce	ss Tools Window Leyout	Help	1		- C C	140
D+HBIG SOOXIN	· · //88/	2 8855 24	FI 9			
(resp: + ● </td <td></td> <td></td> <td>+ 0 0 + 0 0</td> <td></td> <td></td> <td></td>			+ 0 0 + 0 0			
A finded (mappep.o)	· · · · · · · · · · · · · · · · · · ·					
> (2) No Processes Ranning	UA.			0000		
Image: Supersymptotic set in the set of the				4 00 0		
Start od Design 🖸 Files 🚺 Libraries	vernient)	O D B Reason China D D A	leased \$71.23 []] he	Addel (NTL 1) 🔲 🔂 Peobled (NTL	4 C C Anternation C C	Contraction of the owner of the owner of the owner of the
New by Category	un Objects of Top Level Block			Process of the second	x (No Selection)	-081
instances * Pers		Signals	Plane		* Value	
	freededul	- 0 - 0,81P				
Conside O Errors 1 Warrings 1	Find in Files Results 🔠 Have by					1-110-620
			1.00			
					- 4 1	R 4 + 26-05-0018

Fig. 13: RTL schematic diagram

Process of Technology:

2	ISE Project Navig	sator (P.58t) - C/Users\ELCOT-Le	novo/Downloads/mus_#amus	proplymuxproplaise - (frediddd (KTL5))	- 0 K
File Edit View Project Seurce	Process Tools Westion L	eyout Help			(-18)
□ → H # & & & & < × < < > ×	10 04 + # # # # # # #		P 2 2 4 94		
Design ++ D	1 # × 1		The second s		
📊 Views 🕷 🗃 Implementation 🔿 📷 Simu	ulation 5		12 - 2	0 0	
A Hararchy	27				
Sel - E mandarde			12 - 2		
a clcSter-#tg256	1		2 3		
	14 P				
<u></u>					
8	Dig		2 3		
			12 1		
-	1.000		(14) (1)		
	(B)		an na an ini an an		
Ro Processes Running	1A		2		
TE Processes freddid	A		1		
E Design Summary/Reports	0			12	
Design Utilities Ubar Constraints	0				
- III Synthesize - XST	-		2		
Wew RTL Schematic View Technology Schema	- FD.		<u><u></u></u>		
Check Syntan					
Generate Post Synthesis G (20) Wiglement Design	9			and the second se	
10 Carolate					
- Crart MT Comments Auch Control	taxies T Design Research De	rimertal C & faithf ST ()	Rectify Tach (eddal (FTLD) 🖸 🎽 Readds (FTL)) 🚺 🔓 freddal (FTL)	6 CL 3 Gammann CL 4
siew by Category	and a cost many to	Constant Coll Management of		construction of LW second seco	-0.63
See of Cheger	Design Objects of Top Level I	linck		Properties of Instance: fredddd	-047
Instances ~ 1	Fen	- Signals	* Nene	* Value	
- A fredddd	- A fredddd	E 👗 freddad	7,94	Freddoldt 1	
			Part	ach://cer-4-ftg234	
Conside O throns L Warnings	🚜 Find in Piles Results 🔠	New by Category			
					5-1640,7684
	- (i) W				10 N 2 G at 10.00

Fig. 14: Technology diagram

Power Consumption:

	Jilline XPower Analyzer - freddod.ncd - (Table View)	- D
The first Very Tools redp		24
- El a O H		N N
Vere Starting Settings	Device Conc.Opc Device Device <thdevice< th=""> <thdevice< th=""> <thdevice< <="" th=""><th>d Bywen Constant 191 Constant 19 192 Constant 19 193 Constant 19 193 Constant 19 193 Constant 19 193 Constant 19</th></thdevice<></thdevice<></thdevice<>	d Bywen Constant 191 Constant 19 192 Constant 19 193 Constant 19 193 Constant 19 193 Constant 19 193 Constant 19
Celtutered	The Power Analysis is up to date. (7) Power make now the administ for none databet BRAM adductors.	
Vena	E Table Vev	
Finished Running Vecto	Livity Propagation -less Aprily Propagation -less Aprily Propagation 0 secs d constances "fredddi.pof" opened successfully	
Reselv	And a second	
1 A A A	a 😜 🚳 🐻 👘 🔊 🗖 👎	- III N S & - 200

Fig. 15: Power consumption diagram

CONCLUSIONS

Reversible rationale entryways are utilized to Reduced the force utilization, Minimum deferral, Garbage yields ought to be least, Minimum quantum cost, execution is high because of zone is decreased.

REFERENCES

- Reddy, N.S.S., M. Satyam and K.L. Kishore, 2008. Cascadable adiabatic logic circuits for low-power applications, IET Circuits, Devices Syst., 2(6) 518-526.
- Raghu Kanth, B., 2012. A Distinguish between reversible and conventional logic gates, International Journal of Engineering Research and Application, 2(2): 148-151.

- Prashant R. Yelekar, 2011. Introduction to reversible logic gates and its application, 2nd National Conference on Information and communication Technology.
- Saligram, R., S.H. Shrihari, S.A.K.H.R. Bhagyalakshmi and M.K. Venkatesha, 2013. Design of Fault Tolerant Reversible Multiplexer Based Multi-Boolean Function Generator using Parity Preserving Gates, International Journal of Computer Applications.
- 5. Michael Miller, D.and Zahra Sasanian, 2010. Lowering the quantum gate cost of reversible circuits, IEEE.
- Maity, G., T. Chattopadhyay, J. Roy and S. Maity, 2009. All-optical reversible multiplexer, in Computers and Devices for Communication, 2009.CODEC 2009. 4th International Conference on, 2009.

- Ashima Malhotra, Charanjit Singh and Amandeep Singh, 2014. Efficient Design of Reversible Multiplexers with Low Quantum Cost and Power Consumption, International Journal of Emerging Technology and Advanced Engineering, 4(7).
- Ashima Malhotra, Charanjit Singh and Amandeep Singh, 2014. Efficient Design of Reversible Multiplexers with Low Quantum Cost, International Journal of Engineering Research and Applications, 4(7).
- Cao, Y., 2011. Predictive Technology Model for Robust Nanoelectronic Design. New York, NY, USA: Springer-Verlag.
- Kwong, J., Y.K. Ramadass, N. Verma and A.P. Chandrakasan, 2009. A 65 nm sub-Vtmicrocontroller with integrated SRAM and switched capacitor DC-DC converter, IEEE J. Solid-State Circuits, 44(1): 115-126.