

Design of a Power Clock Generator Using DLL Based Pulse Combiner Circuit for Adiabatic Logic

¹Suresh Kumar Pittala and ²A. Jhansi Rani

¹Acharya Nagarjuna University, Nagarjuna Nagar, Guntur - 522 510 andhra Pradesh, India

²Department of ECE, Velagapudi Ramakrishna Siddhartha Engineering College, Vijayawada, India

Abstract: The paper presents the implementation of a power clock generator for an adiabatic logic. The paper reports the detail implementation issues of power clock generator design using Phase combiner. The architectures operations and structure for adiabatic circuits are entirely different from the conventional CMOS circuits. In our work we produce a power clock of frequency greater than 1 GHz. The extended version using FinFET based architecture will be proposed in future. The simulations are carried out in HSPICE using predictive technology models in 32nm.

Key words: Adiabatic logic • Power Clock • Phase Combiner • CMOS • DLL

INTRODUCTION

In the contemporary electronic systems, reduction of energy dissipation in the circuit is one of the main challenges for the research technologies, circuits and architectures because of lower power demand. The low energy is of supreme significance in most of circuits. For example, the performance of a hand held computer is not critical, but a battery life is of foremost concern. In this judgment adiabatic computing [1] is an attractive approach. In recent years several multiphase AC power supply (the power clock) designed for low power logic families. The clock charges the node capacitance during the rise time and fall time stored energy recover for the operation of the logic circuit. The circuit capacitance associated with the time constants which are much smaller than the rise and fall time of the power clock, without energy loss almost 'adiabatically' such energy transfers occurs. The problem with the existing circuits is the requirement of two or four phase clock [2-5] with respect to standard CMOS solutions. The research in clock generators is been expanding in recent years and it's capable of providing a wide frequency bands, multiple frequency clock signals for mobile communication system, clock and data recoveries and microprocessors.

Literature Review: In literature various Power Clock Generator (PCG) architecture investigated for the

adiabatic logic families are usually introduced by demonstrating the operating principle with some logic circuits. However these studies elucidate major details of DLL [6] and PLL [7, 8], because those are used in many PCG systems. Jaehyouk Choi *et al.* [9] developed a PCG for high multiplication factor based on programmable delay locked loop. The proposed clock generator has higher multiplication factor compared to other systems. In serial network-on-chip data links it's provide high speed clock up to 4 GHZ. In the charge pump, current mismatch produces the delay mismatch between the delay cells. To reduce the delay mismatch in charge pump Sewook Hwang *et al.* [10] proposed analog self calibration method and a phase detector with an auxiliary charge pump for DLL. It consists only D flip flops and inverters. Chihun Lee *et al.* [11] designed the quadruplicate harmonic-locked PD, a low-voltage Colpitts voltage-controlled oscillator and a wide-range divide-by-2 divider for clock generator. An All Digital Phase Locked Loop (ADPLL) clock generator is proposed for an asynchronous locally Synchronous (GALS) Multiprocessor Systems-On-Chip (Mpsocs) Architecture [12]. Adjusting type portable multiphase clock generator [13] has Clock phase adjusting options according to input clock frequencies. Similar work done by Behzad Mesgarzadeh and Atila Alvandpour [14] also discussed about the multiphase clock generator. The proposed clock generator is simple and robust because of their digital CMOS design. Still dynamic

frequency scaling based clock generator is designed [15] based on DLL method. In short time the design can generate clock signals from 120 MHz to 1.8 GHz by varying the frequency dynamically.

Implementation Issues

Adiabatic Logic: In digital logic for reducing power dissipation several methods are available.

In a static CMOS inverter with the supply voltage V_{DD} the energy dissipation during the charging or discharging cycle is given by equation 1.

$$E_{STATIC} = \alpha \frac{1}{2} CV_{DD}^2 \quad (1)$$

where,

α is the switching probability. The main factor affecting the performance of the CMOS circuit is the leakage current due to switching. Similarly, for an adiabatic inverter circuit, the energy dissipation in the charging and recovering cycle is given by

$$E_{AL} = \zeta \frac{RC}{T} CV_{DD}^2 \quad (2)$$

where,

R is the Resistance offered during charging through PMOS and discharging through NMOS. ζ is the shaping factor if non-ramp power clock is used. But previous results in literature prove that the trapezoidal voltage waveforms achieve the best energy efficiency. T is the transition time. The energy expression of adiabatic logic shows that the dissipated energy is inversely proportional to the transition time, T.

$$\begin{aligned} E_{AL} &< E_{STATIC} \\ 2 \frac{RC}{T} CV_{DD}^2 &< \alpha \frac{1}{2} CV_{DD}^2 \\ T &> 4 \frac{RC}{\alpha} \end{aligned} \quad (3)$$

Equation 3 provides the condition to minimize energy. From the above expression, the energy loss is inversely proportional to the transition time, T. The energy loss is less when the capacitor charges in a slower manner. Adiabatic switching is a new approach and an emerging trend which reduces the power through recycling instead of dissipation as heat. When adiabatic switching is manipulated, the stored signal energies on circuit capacitances may be recycled instead of abandoned as heat. For an energy recovery circuit, a capacitance is

charged from '0' to V_{DD} or discharge from V_{DD} during energy dissipation occurs. Defined by Ideal energy dissipation at time T is given by

$$E_{diss} = I^2 RT = \left(\frac{CV_{dd}}{T} \right)^2 RT = \left(\frac{RC}{T} \right) CV_{dd}^2 \quad (4)$$

When $T \gg RC$, the energy dissipation of the adiabatic circuit is much smaller than the Conventional Complementary Metal Oxide Semiconductor (CMOS), during the charge or discharge cycle energy of $CV_{DD}^2/2$ is required.

Implementation of a DLL Pulse Combiner: The DLL based clock generator and clock oscillators express less jitter and phase noise compared to the PLL. To overcome the difficulty of frequency multiplication, a DLL based clock generator and a local oscillator has been designed. The presented frequency multiplier increases the maximum operating frequency and enables dynamic voltage scaling and can multiply the input frequency dynamically. The presented DLL consisting of inverters and D flip flops, a high multiplication factor provided from the clock generator up to 24. Dynamic logic circuit based PFD is implemented. Compared to the static logic circuit based conventional PFD, the proposed method needs fewer transistors and less power consumption.

The overall block diagram of the Pulse combiner based DLL clock generator illustrated in the Fig. 1 and it consists of DLL, pulse generator and pulse combiner. The various blocks of the DLL are phase frequency detector, charge pump, loop filter and VCDL. The circuit can be controlled by programming. The proposed circuit is shown in Fig. 2.

In this method 0.18 μ m CMOS technology based programmable DLL designed with high multiplication factor. An input reference frequency range of a DLL as low as 30 MHz while sustaining small chip area and better phase noise performance.

The relative delay cell from each D flip flop generates one pulse, the VCDL a high multiplication factor acquire with the same number of delay cell. Also DFF and inverter are operating only when clocks are triggering them, so the power consumption is reduced. There is no need of the separate phase selection process required and non-essential pulses are not generated for the specific output clock. A 32 nm CMOS technology based pulse triggered flip flop, delay cell, pulse combiner and the overall proposed pulse combiner schematic view and the simulation output waveforms are illustrated in the Fig. 3 to 9.




Fig. 1: Proposed DLL based clock generator




Fig. 2: Proposed pulse generator and combiner




Fig. 3: Schematic view of the delay cell




Fig. 4: Simulation output waveform of the delay cell




Fig. 5: Schematic view of the pulsed flip flop




Fig. 6: Simulation output of the pulsed flip flop




Fig. 7: Schematic view of the pulse combiner




Fig. 8: Simulation output waveform of the pulse combiner




Fig. 9: Schematic view of pulse combiner and pulse generator

Table 1: HSpice Analysis VDD=1 V

S.NO	PARAMETER	VALUE
1	Average power (W)	8.0976E-02
2	Peak power (W)	1.9383E-01
3	Average current (A)	8.1017E-02
4	Peak current (A)	1.6987E-03

LTSpice power dissipation value = 835.14 uW

The simulation results are shown in Figure 3 to 9 and the results are tabulated in Table 1. The power supply voltage used was 1V and the frequency of operation for the adiabatic logic is 1GHz. The various parameters shows that the proposed combiner is efficient in the performance.

CONCLUSION

The implementation of a power clock generator for a proposed adiabatic logic using Complementary Energy Path Adiabatic Logic (CEPAL) is presented. The implementation issues of power clock generator using Phase combiner is elaborated with detailed analysis. The architectures operations and structure for adiabatic circuits are entirely different from the conventional CMOS circuits. In future the work will be extended to using FinFET based architecture. The simulations are carried out in HSPICE using predictive technology models in 32nm.

REFERENCES

- Hongyu Dai, Zhou Runde and Ge Yuanqing, 2001. High Efficient Energy Recovery Logic for Adiabatic Computing, 4th International Conference on ASIC, 2001. Proceedings, pp: 858-861.
- Kouichi Yamaguchi, Muneo Fukaishi, Takehiko Sakamoto, Naoto Akiyama and Kazuyuki Nakamura, 2001. A 2.5-GHz Four-Phase Clock Generator with Scalable No-Feedback-Loop Architecture, IEEE Journal of Solid-State Circuits, 36(11): 1666-1672.
- Zid Mounir, Alberto Scandurra, Rache dTourki and Carlo Pistrutto, 2011. A high-speed four phase clock generator for low power on chip SerDes applications, Published in Microelectronics Journal, 42(9): 1049-1056.
- Bargagli-Stoffi, A., G. Iannaccone, S. Di Pascoli, E. Amirante and D. Schmitt-Landsiedel, 2002. Four-phase power clock generator for adiabatic logic circuits, published in Electronics Letters, 38(14): 689-690.
- Kaenel Vincent R. Von, 1998. A High-Speed, Low-Power Clock Generator for a Microprocessor Application, IEEE Journal of Solid-State Circuits, 33(11): 1634-1639.
- Kim Nov -Chulwoo, In-Chul Hwang and Sung-Mo (Steve) Kang, 2002. A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator, IEEE Journal of Solid-State Circuits, 37(11).
- Kurita Kozaburo, Takashi Hotta, Tetsuo Nakano and Nobuaki Kitamura, 1991. PLL-Based BiCMOS On-Chip Clock Generator for Very High-speed Microprocessor, IEEE Journal of Solid-State Circuits, 26(4).
- Young Ian A., Jeffrey K. Greason and Keng L. Wong, 1992. A PLL Clock Generator with 5 to 110 MHz of Lock Range for Microprocessors, IEEE Journal of Solid-State Circuits, 27(11).
- Choi Jaehyoun, Stephen T. Kim, Woonyun Kim, Kwan-Woo Kim, Kyutae Lim and Joy Laskar, 2011. A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(4): 701-705.
- Hwang Sewook, Kyeong-Min Kim, Jungmoon Kim, Seon Wook Kim and Chulwoo Kim, 2013. A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(3): 575-579.
- Lee Chihun, Lan-Chou Cho, Jia-Hao Wu and Shen-Iuan Liu, 2008. A 50.8–53-GHz Clock Generator Using a Harmonic-Locked PD in 0.13-um CMOS, IEEE Transactions on Circuits and Systems—II: Express Briefs, 55(5): 404-408.
- Hoppner Sebastian, Holger Eisenreich, Stephan Henker, Dennis Walter, Georg Ellguth and Rene Schüffny, 2013. A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21(3): 566-570.
- Jung Inhwa, Gunok Jung, Janghoon Song, Moo-Young Kim, Junyoung Park, Sung Bae Park and Chulwoo Kim, 2008. A 0.004-mm² Portable Multiphase Clock Generator Tile for 1.2-GHz RISC Microprocessor, IEEE Transactions on Circuits and Systems—II: Express Briefs, 55(2): 116-120.
- Behzad Mesgarzadeh and Atila Alvandpour, 2009. A Low-Power Digital DLL-Based Clock Generator in Open-Loop Mode, IEEE Journal of Solid-State Circuits, 44(7): 1907-1913.
- Kim Jin-Han, Young-Ho Kwak, Mooyoung Kim, Soo-Won Kim and Chulwoo Kim, 2006. A 120-MHz–1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling, IEEE Journal of Solid-State Circuits, 41(9): 2077-2082.