

## Implementation of High Efficiency Interleaved DC–DC Boost Converter with Voltage Doubler Cell and Clamped Circuit

<sup>1</sup>T. Logeswaran, <sup>2</sup>A. Senthil Kumar and <sup>3</sup>R. Vasuki

<sup>2</sup>Department of EEE, Dr. Mahalingam College of Engineering and Technology, Pollachi, Coimbatore, India

<sup>1,3</sup>Department of EEE, Kongu Engineering College, Erode- 638 052, Tamil Nadu, India

---

**Abstract:** DC-DC boost converters are mostly employed in renewable energy system such as photovoltaic system, fuel cell and so on, because these systems generate low output voltage which is not suitable for grid connected power applications. This paper proposes an interleaved boost converter which consists of voltage doubler cell and clamped circuit to achieve large output voltage gain without extremely increasing the duty ratio compared to the conventional boost converter. Furthermore, the energy stored in the leakage inductance of the coupled inductor is recycled and voltage stress across the main switch is minimized by using clamped circuit which leads to increase the output voltage gain. It is a non isolated converter topology which reduces the high voltage spikes on the switches. The voltage gain, efficiency, voltage stress across the switch of the proposed topology is investigated and compared with the existing topology. Results are obtained using MATLAB simulation and validated by hardware implementation.

**Key words:** DC-DC boost converter • Interleaved boost converter • Voltage doubler cell • Clamped circuit

---

### INTRODUCTION

Today, high output voltage gain DC-DC converters plays an important role in many applications such as UPS (Uninterrupted Power Supplies), Photovoltaic power generation systems, fuel cell, electric traction and so on. In those applications the conventional boost converter is used but it has some disadvantages such as the voltage stress of the main switch is equal to the output voltage of the converter which leads to increase in the voltage rating of the switch and high voltage gain is obtained by extremely large duty ratio. As well, the transient response is low due to the large turn off period of main switch which in turn creates the output diode reverse-recovery problem. Furthermore, electromagnetic interference problem is severe. Since the conventional boost Converter produces the output voltage eight times greater than the input voltage but it is not considered to be efficient. Therefore, many topologies were used for improving the efficiency of DC-DC boost converter. First was to achieve high voltage gain by adjusting the turn's ratio of the transformer which increases the system cost. Furthermore, the leakage inductance of the transformer introduces large voltage spike across the switch and also

create some energy losses [1-4]. In order to prevent the large voltage spike, the snubber circuit can be used but energy stored in the leakage inductance of the transformer is dissipated [5]. The system cost is reduced and efficiency of the converter is increased by employing the non- isolated DC/DC converters [6-11]. Another family of topology is DC/DC converter with active Clamped circuit. It is used to minimise the voltage stress across the main switch which in turn reduces the voltage rating of the switch. Since the cost of the switch is reduced [12-14]. Then the output voltage of the DC-DC boost converter is increased by varying the turns ratio of the coupled inductor [15-20].

The coupled inductor and clamped circuit are implemented in conventional boost converter which increases the output voltage gain but input current ripple is high. Consequently, the efficiency of the converter is reduced.

Furthermore, number of passive element is high whereas the cost can be increased. In proposed system, coupled inductor and clamped circuit are employed in conventional interleaved boost converter whereas the input current ripple is reduced so that converter efficiency is increased.




Fig. 1: Circuit diagram of DC-DC Converter with integrating coupled inductor and diode-capacitor




Fig. 2: Block diagram of the interleaved boost converter with voltage doubler cell

**Block Diagram of the Proposed System:** Block diagram of interleaved boost converter with voltage doubler cell is shown in Figure 1. Here the interleaved boost block consists of coupled inductor and clamped circuit.

**Operating Principle of Proposed Converter:** The proposed converter consists of input inductor  $L_1$  and  $L_2$ , active switches  $Q_1$  and  $Q_2$ , coupled inductor  $M$ , clamped circuit comprising of capacitors and diode, output capacitor  $C_o$ , voltage doubler cell consists of diode and capacitor. Fig. 2. shows that proposed interleaved boost converter with voltage doubler cell.

The advantages of proposed converter are as follows:

- The output voltage gain is increased by using coupled inductor.
- The voltage stress on the switch is reduced by using active clamped circuit. Consequently, low voltage rating and low on-state resistance  $R_{DS(ON)}$  switching devices can be used which leads to minimization of the cost.
- An input current ripple can be reduced so that output capacitor ripple current is minimized.

**Design Methodology of Proposed System**

**Selection of Input Inductor:** The renewable energy system produces the high input current ripples such as PV and fuel cell. So the proposed converter is designed for continuous conduction mode (CCM) and input current ripple is 15% of average output current. Because of the input current is divided into two paths and 180 degree out of phase shift can be introduced between the two inductors so that the input current ripple should be cancelled.

$$Input\ inductor = \frac{\frac{V_{out}}{2} \times D}{I_{peak} \times 0.3 \times f_s} \tag{1}$$

$$I_{peak} = \frac{P_{out(max)} \times \sqrt{2}}{V_{in}(min)} \tag{2}$$

where  $f_s$  is switching frequency,  $I_{peak}$  is peak current and  $D$  is duty cycle.

**Selection of Duty Ratio:** The duty ratio can be selected based on the turns ratio of the coupled inductor and input ripple current. The input ripple current ripple will be minimized at 50% of the duty ratio. So that the duty cycle can be chosen 0.5. This is derived by,

$$R(D) = \frac{1-2D}{D} \text{ if } D \leq 0.5 \tag{3}$$

$$R(D) = \frac{2D-1}{D} \text{ if } D > 0.5 \tag{4}$$

$$D = 1 - \frac{\sqrt{2+N}}{M} \tag{5}$$

where  $N$  is turns ratio of the coupled inductor and  $M$  is voltage gain.




Fig. 3: Circuit diagram of proposed system




Fig. 4: Simulation diagram of proposed converter

**Design of Capacitors:** The clamped capacitor  $C_1$  is used to suppress the voltage ripple across the switch and capacitor  $C_2$  is used for further extending the output voltage gain. The capacitors  $C_1$ ,  $C_2$ ,  $C_0$  values are derived from following equation,

$$C \geq \frac{2P_{MAX}}{V_C^2 f_s} \quad (6)$$

where  $P_{MAX}$  is output power.

## RESULTS AND DISCUSSION

Simulation is performed by using MATLAB. The design value of input inductor  $L_1$  and  $L_2$  are  $30\mu H$ , input voltage is  $V_{in} = 36V$ , coupled inductor ( $M_1$ )  $L_1$  and  $L_2$  values are  $10\mu H$  and  $50\mu H$ , magnetizing inductor  $L_m=150\mu H$ , switching frequency is  $40\text{ kHz}$ . MOSFET power device is chosen because it has high switching frequency and there is no secondary break down.




Fig. 5: Input voltage waveform of proposed converter




Fig. 6: Output voltage waveform of proposed converter




Fig. 7: Output current waveform of proposed converter




Fig. 8: Output power waveform of proposed system

In proposed boost converter the output voltage gain is 11 times greater than the input voltage compared to conventional boost converter. In conventional boost converter the voltage across the main switch is equal to output voltage which leads to increase in the voltage rating of the device. But in proposed system the voltage drop across the switch is not equal to output voltage of the converter by using active clamped circuit. The voltage stress in reference [20] of the switch is determined by duty cycle and turns ratio of the coupled inductor. But in proposed system the voltage stress of the switch is mainly determined by turn's ratio of the coupled inductor and output voltage.




Fig. 9: Output voltage ripple waveform of proposed converter




Fig. 10: Output current ripple waveform of proposed converter




Fig. 11: Comparison of voltage stress across the switch




Fig. 12: Comparison of voltage gain

In conventional boost converter the voltage across the switch is equal to output voltage and the high output voltage gain is obtained when the duty ratio is near to one, which leads to increase in the conduction losses of the main switch and also the efficiency is decreased. In proposed system the output voltage is 400V and voltage stress across the switch is 150V.




Fig. 13: Input ripple current reduction




Fig. 14: Efficiency chart



Fig. 15: Interleaved Boost Doubler with voltage doubler cell and clamped circuit

The high output voltage is obtained at 0.5 duty ratios which decrease the conduction losses and also reduce the cost of switching devices because the voltage rating of the switch is reduced. The efficiency of the converter is determined by turn's ratio of coupled inductor because it depends upon the turn's ratio only the duty cycle can be calculated. If the duty cycle is above 0.5 means the efficiency is decreased.

In existing system contains large amount of input and output current ripples. Therefore, in order to overcome that the voltage doubler cell and clamped circuit are implemented in interleaved boost converter.

Table 1: Parameters of interleaved boost converter with voltage doubler cell and clamped circuit

Components	Parameters
Maximum Output Power $P_o$	500W
Input Voltage $V_{in}$	18-36V
Output Voltage $V_o$	380V
Switching Frequency $f_s$	40kHz
Input Inductor $L_1$ and $L_2$	30 $\mu$ H
Capacitor( $C_1$ )	47 $\mu$ F
Capacitor( $C_2$ )	47 $\mu$ F
Capacitor( $C_o$ )	47 $\mu$ F
Coupled Inductor $L_1$ and $L_2$	10 $\mu$ H and 70 $\mu$ H
Microcontroller	AT89C52-24PC




Fig. 16: Gate Pulse of MOSFET in interleaved boost converter



Fig. 17: Output voltage waveform

The input current ripple can be minimized at 0.5 duty cycle.

Comparison Between Existing and Proposed Topology

Parameters	Existing Topology	Proposed Topology
OUTPUT VOLTAGE RIPPLE (%)	0.78%	0.15%
OUTPUT CURRENT RIPPLE (%)	0.83%	0.13%

**Hardware Implementation:** The hardware is implemented by using microcontroller (AT89C52-24PC) for generating gate pulse. The input voltage given to the microcontroller

is 5V. The pulse generated from microcontroller and given to the converter. The duty ratio is 0.5 because of it the input current ripples reduced. The MOSFET switch is used for the converter topology. The voltage doublers circuit and clamped circuit are included to increase the output voltage gain and reduce the voltage stress across the switch. The output power obtained is 850watts and efficiency is found to be 97%.

Figure 16 shows the interleaved boost converter with voltage doubler cell and clamped circuit. An output voltage is improved 400V from an input voltage of 18V at duty cycle of 50%. Since the conduction period of switch is reduced which leads minimize the conduction losses[21].

### CONCLUSION

A high efficiency interleaved DC-DC boost converter is proposed in this paper which combines conventional interleaved boost converter and coupled inductor with diode-capacitor. The voltage stress on the switch is reduced by connecting clamped circuit to primary side of the coupled inductor and output voltage is increased by using coupled inductor. The MOSFET switch is used for improving the system reliability. Since the maximum efficiency is obtained around 97%. The main advantage of the proposed system is continuous input current and input current ripple is reduced. Consequently, system efficiency should be improved.

### REFERENCES

1. Ismail, E.H., M.A. Al-Saffar, A.J. Sabzali and A.A. Fardoun, 2010. High voltage gain single-switch non-isolated DC-DC converters for renewable energy applications in Proc. IEEE Int. Conf. Sustainable Energy Technol. Conf., pp: 1-6.
2. Spiazzi, G., P. Mattavelli, J.R. Gazoli, R. Magalhaes and G. Frattini, 2010. Improved integrated boost-flyback high step-up converter, in Proc. IEEE Ind. Technol. Conf, pp: 1169-1174.
3. Liang, T.J. and K.C. Tseng, 2005. Analysis of integrated boost-flyback step up converter. IEE Proc. Electron. Power Appl., 152(2): 217-225.
4. Deng, Y., Q. Rong, W. Li, Y. Zhao, J.J. Shi and X.N. He, 2012. Single-switch high step-up converters with built-in transformer voltage multiplier cell. IEEE Trans. Power Electron., 27(8): 3557-3567.
5. Wu, T.F., Y.D. Chang, C.H. Chang and J.G. Yang, 2012. Soft-switching boost converter with a fly back snubber for high power applications. IEEE Trans. Power Electron., 27(3): 1108-1119.
6. Way, R.J., W.H. Wang and C.Y. Lin, 2008. High-Performance Stand-Alone Photovoltaic Generation System. IEEE Trans. Ind. Electron., 55(1): 240-250.
7. Wai, R.J. and W.H. Wang, 2008. Grid -Connected Photovoltaic Generation System," IEEE Trans. Circuits and Syst. Regular Papers., 55(3): 953-964.
8. Yang, L.S., T.J. Liang and J.F. Chen, 2009. Transformer less dc-dc converters with high step-up voltage gain. IEEE Trans. Ind. Electron., 56(8): 3144-3152.
9. Axelrod, B., Y. Berkovich and A. Ioinovici, 2008. Switched-capacitor/ switched-inductor structures for getting transformerless hybrid DC-DC PWM converters. IEEE Trans. Circuits Syst. I, 55(2): 687-696.
10. Tofoli, F.L., D. De Souza Oliveira, R.P. Torrico-Bascop´ and Y.J.A. Alcazar, 2012. Novel non-isolated high-voltage gain DC-DC converters based on 3SSC and VMC. IEEE Trans. Power Electron., 27(9): 3897-3907.
11. Ismail, E.H., M.A. Al-Saffar, A.J. Sabzali and A.A. Fardoun, 2010. High voltage gain single-switch non-isolated DC-DC converters for renewable energy applications.in Proc. IEEE Int. Conf. Sustainable Energy Technol. Conf, pp: 1-6.
12. Dwari, S. and L. Parsa, 2011. An efficient high-step-up interleaved DC-DC converter with a common active clamp, IEEE Trans. Power Electron., 26(1): 66-78.
13. Lee, S.S., S.W. Choi and G.O. Moon Feb, 2007. High efficiency active-clamp forward converter with transient current build-up (TCB) ZVS Technique. IEEE Trans. Ind. Electron., 54(1): 310-318.
14. Silva, E.S. Da, L. Dos Reis Barbosa, J.B. Vieira, L.C. De Freitas and V.J. Farias, 2001. An improved boost PWM soft-single-switched converter with low voltage and current stresses. IEEE Trans. Ind. Electron., 48(6): 1174-1179.
15. Kim, K.D., J.G. Kim, Y.C. Jung and C.Y. Won, 2011. Improved non-isolated high voltage gain boost converter using coupled inductors.in Proc. IEEE Int. Conf. Electric. Mach. Syst, pp: 20-23.

16. Wu, T.F., Y.S. Lai, J.C. Hung and Y.M. Chen, 2008. Boost converter with coupled inductors and buck-boost type of active clamp. *IEEE Trans. Ind. Electron.*, 55(1): 154-162.
17. Li, W. and X. He, 2008. A family of interleaved DC–DC converters deduced from a basic cell winding-cross-coupled inductors (WCCIs) for high step up or step-down converters. *IEEE Trans. Power Electron*, 23(4): 1791-1801.
18. Hsieh, Y.P., J.F. Chen, T.J. Liang and L.S. Yang, 2011. Novel high step-up DC–DC converter with coupled-inductor and switched-capacitor Techniques for a sustainable energy system. *IEEE Trans. Power Electron.*, 26(12): 3481-3490.
19. Lee, K.J., B.G. Park, R.Y. Kim and D.S. Hyun, 2012. Nonisolated ZVT two inductor boost converter with a single resonant inductor for high step-up applications, *IEEE Trans. Power Electron.*, 27(4): 1966-1973.
20. Wai, R.J. and R.Y. Jul, 2005. Duan.High-efficiency DC/DC converter with high voltage gain. *IEE Proc. Electric Power Appl.*, 152(4): 793-802.
21. Chunying Gong, Xuefeng Hu, 2014. A High Voltage Gain DC–DC Converter Integrating Coupled-Inductor and Diode–Capacitor Techniques power electronics *IEEE Transaction on*, 29(2): 789-800.